In this paper, a 2D analytical model for the Dual Material Surrounding Gate MOSFET (DMSG) by solving the Poisson equation has been proposed and verified using ATLAS TCAD device simulator. Analytical modeling of parameters like threshold voltage, surface potential and Electric field distribution is developed using parabolic approximation method. A comparative study of the SCEs for DMSG and SMSG device structures of same dimensions has been carried out. Result reveals that DMSG MOSFET provides higher efficacy to prevent short-channel effects (SCEs) as compared to a conventional SMSG MOSFET due to the presence of the perceivable step in the surface potential profile which effectively screen the drain potential variation in the source side of the channel. A nice agreement between the results obtained from the model and the results obtained from numerical TCAD device simulator provides the validity and correctness of the developed model.
Introduction
Increased short-channel effects (SCEs) appear as a major roadblock to maintain the performance enhancement in conventional bulk Si MOSFETs with deca-nanometer technology node. According to ITRS [1] , incorporation of new technologies is becoming crucial for deep sub-micron CMOS devices. Among different possible solutions, non-conventional MOSFET device structure employing the gatematerial engineering [2] improves the gate transport efficiency by modifying the electric field pattern and the surface potential along the channel, resulting in higher carrier transport efficiency, higher transconductance and SCEs suppression. In 1999, a new type of FET structure, proposed by Long et al. [3] is that the dual-material gate (DMG) FET, employing "gate-material engineering" to improve both carrier transport efficiency and SCEs. The gate material with higher workfunction near the source end acts as the "control gate", while the gate material with lower workfunction near the drain end acts as the "screening gate" that prevents any changes in the drain bias to affect the channel region under the first gate. In the DMG MOSFET, two metals M 1 and M 2 of different workfunction are amalgamated together laterally. The workfunction of M 1 is greater than M 2 i.e. F M1 > F M2 . Such a configuration introduces a step function in the potential along the channel such that the electric field distribution is enhanced at the source side to increase the carrier velocity while the drain potential change will be screened. Work function in M 2 is chosen greater than M 1 for a p-channel MOSFET and vice-versa for an n-channel MOSFET. In spite of the several benefits offered by gatematerial engineering, the major issue of concern is the viability of fabrication. Recently, Sarkar et al. [4] has emphasized the challenges and current status of the fabrication of DMG MOSFET.
Recently, the multiple gate MOSFETs like Double-gate (DG) [5] , triple gate [6] ,FINFET [7] and surrounding gate (SG) [8] MOSFETs has manifested themselves as the most popular candidate for nanoscale design for providing a better scalability option [9] . Excellent short channel effects (SCEs) immunity, high transconductance and near ideal subthreshold slope have been reported by many theoretical and experimental studies on this device [10] .
A dual-material double-gate (DM-DG) SOI MOSFETs proposed by Reddy et al. [11] employs gate-material engineering to reduce SCEs significantly when compared to with the DG SOI MOSFET. To get further improvement against SCEs Tiwary et al. [12] proposed TM-DG MOSFET and also developed an analytical subthreshold model. It is inevitable that all variants of FinFETs will finally change to surrounding gate nanowire FETs, because of their best electrostatic gate-control, higher control of SCEs and larger channel area for the nanowire surface per unit area [13e15].
Yu et al. [16] reported an accurate 2-d analytical model of surrounding gate MOSFET using Bessel functions. On the other hand, surface-potential based model with moderate accuracy such as [17e19] uses the simple polynomial approximation of the potential profile to offer reduced computational burdens and is suitable for the circuit simulation and the device design as compared to Fourier series based approaches [20] . On the other hand, superposition technique based modeling approach was also reported [21] , requiring a large computational burden. A computationally efficient modeling based on pseudo-2d approach using Gaussian box in circular coordinates was also proposed [22, 23] . Recently Sharma et al. [24] reported a more accurate isomorphic polynomial potential distribution based modeling approach. However, in this study we have chosen parabolic potential based approach due to its simplicity and reduced computational complexity.
To incorporate the advantage of the gate engineering techniques combied with the structural advantage of surrounding gate MOSFET, a novel device structure called Dual Material Surrounding Gate (DMSG) MOSFET is proposed [25] . Later, Chiang et al. reported an analytical subthreshold model using superposition technique [26] . On the other hand, Wang et al. developed a model for triple material surrounding gate MOSFET using superposotion method [27] . Another superposition based model was reported for cylindrical surrounding gate MOSFET [28] . Recently, parabolic potential approach based model of triple material surrounding gate MOSFET was also reported [19] . In this paper, an analytical subthreshold model has been developed to study the effect of gate engineering on surrounding gate MOSFET to reduce SCEs by modeling surface potential, Electric Field, threshold voltage and drain current. Moreover, the effect of radius downscaling on the device performance was observed has also been studied. The analytical modeling demonstrate that DMSG MOSFET structure exhibits significantly enhanced performance in terms of threshold voltage roll-off and DIBL makes it a potential candidate for future generation n-MOSFET based circuits. The results are validated with numerical 2-D device simulation.
Model derivation
2.1. Device structure Fig. 1 shows the 3-d structure of the DMSG n-channel MOSFET considered in this study. In this structure two different gate ma- [29] , where ε 0 denotes the permittivity of the free space. Moreover, it has been demonstrated that as thickness of the oxide reduces, the gate-to-channel capacitance value increases as compared to gate-to-drain capacitance, indicating a higher gate-controllability, resulting in diminished SCEs and better performance [30] . However, beyond 1 nm gate oxide dielectric thickness, the gate-leakage tunneling current becomes significant. Therefore, High-k metal dielectric materials such as HfO 2 with gate-metal stack structures can be considered as a remedy for simultaneous reduction of the gate-leakage current with oxide thickness downscaling [31, 32] . The diameter of the Si pillar is chosen 2R ¼ 20 nm. As we are dealing with devices having radius greater than 5 nm and channel length greater than 10 nm, therefore quantum mechanical effects (QMEs) are negligible [33] and are not considered in this work. Moreover, a ballistic transport model is not considered in this study, as ballistic transport is significant for channel length less than 10 nm [34] . The device parameters are taken according to the International Technology Roadmap for semiconductors 2009 version for low operating power applications [1] .
Model development for surface potential and electric field
Neglecting the influence of mobile charge carriers and fixed trapped charges within the oxide, the 2-d Poisson's equation before the onset of strong inversion can be written as [35] 1 r v vr r vðfðr; zÞÞ vr þ v 2 ðfðr; zÞÞ
Where N A is the acceptor doping concentration of the thin silicon film in (cm À3 ), ε Si is the relative permittivity of silicon, q is the unit electron charge (1.6 Â 10 À19 coulomb), f(r,z) is the 2D potential distribution in the channel, r is radius of the cylindrical Si film and zand is the distance along the channel with reference to the source. As proposed by Young [36] the potential profile in the axial direction, i.e., the z-dependence of f(r,z) can be approximated as simple parabolic function and can be written as
Where the arbitrary coefficients c 1 (z), c 2 (z) and c 3 (z) are to be determined from the following boundary conditions;
1. Surface potential at r ¼ R is a function of z only.
fðR; zÞ ¼ f S ðzÞ
Where, f S (z) is the surface potential at the Si/SiO 2 interface .
2. Due to radial symmetry the electric field in the center of the cylindrical channel is considered as zero 
Where
is the oxide capacitance (per unit area) for the cylindrical coaxial geometry with external radius equal to (R þ t Ox ) and internal radius equal to R, V GS is the gate to source voltage, V FB is the flat band voltage, t Ox is the effective oxide thickness (in nm), ε Ox is permittivity of the oxide.
4. Potential at the source end is
Where V bi is the built-in potential between source and channel junction.
Potential at the drain end is
fðL;
Where L is the device channel length and V DS is drain to source voltage. By solving (3)e (5), we get arbitrary coefficients c 1 (z), c 2 (z) and c 3 (z) to be
So by substituting (8) into (2), the 2-D potential in the cylindrical surrounding gate may be expressed as follows
Substituting this value of f(r,z) from (9) in (1), a second order differential equation can be obtained as
Where 
Where F Si denotes the workfunction of Silicon.
The differentiation of surface potential is carried out with respect to Z direction (along the channel) to obtained the distribution of the Electric Field given by
The coefficients A, B, C and D in the above equations are given by
Using the continuity of the Electric Field by equating (14) and
The value of surface potential V 2 at the junction of two-materials can be obtained and is given by
Threshold voltage model
In a dual material gate structure, the position of the minimum surface potential is always located under the gate material having higher workfunction (M 1 ) [37] . Therefore, the position of the minimum surface potential can be found by equating the derivative of the surface potential under M 1 to zero. By equating df s1 (z)/dz ¼ 0, we obtain
By substituting (22) i.e. the value of z min in (12) the value of minimum surface potential can be calculated as
The threshold voltage V Th is defined as the gate voltage for which the minimum surface potential is twice the bulk potential to induce a conducting channel at the surface of the MOSFET. Therefore, to determine the expression of threshold voltage, minimum surface potential f S,min is equated to 2F F. So, the threshold voltage V Th is value of V GS for which
Here F F is the difference between the extrinsic Fermi level in the bulk region and the intrinsic Fermi level. Therefore, substituting V GS ¼ V Th in (24) and solving for V Th, the threshold voltage can be expressed as
The coefficients u 1 , u 2 and u 3 are given in Appendix-A.
Current model
The electron current along the channel of a Surround gate MOSFET can be written as described in [23] I DS ðzÞ ¼
Subthreshold conduction is dominated by the diffusion current and is given bypresented in [26, 38] Jðr; zÞ ¼ À m 0 n 1 þ qðV GS À V Th Þ qn min ðr; zÞ dVðzÞ dz (27) Where n min ¼ n i e f 0 S;min ÀV =VT , Substituting this value of the inversion charge carriers
Integrating the above equation along the channel and applying boundary conditions with the boundary conditions at source
Where m 0 n is the doping dependent mobility given by [39] 
Where m n is the electron mobility, S 1 and q are the fitting parameters required to obtain a fit between the modeled expression and simulated results. The value of S 1 and q considered in this study equals to 350 and 0.04 respectively [40] . In TCAD simulation, the threshold voltage (V Th ) is measured considering a constant current method, with reference drain current equal to 1 Â 10 À7 A/ mm [41] .
Model verification and result
To verify the proposed analytical model, a graph of surface potential distribution versus the channel length was plotted using MATLAB and was compared with the results obtained from numerical TCAD device simulator ATLAS [42] . Fermi-Dirac carrier statistics model with Drift-Diffusion (DD) model has been employed to model carrier transport in 2-D device simulation. In spite of the fact that DD model fails to capture velocity overshoot effect and fails in ballistic limits, according to a recent work [43] , DD model is chosen for the simplification it offers for modeling nanoscale devices. Concentration dependent mobility model (CONMOB) ad Field dependent mobility models (FLDMOB) have also been used. To model carrier recombination, ShockleyeReadeHall (SRH) recombination model combined with Auger recombination model has been chosen. Newton and Gummel methods are chosen to obtain numerical solution coupled differential equations.
A. Surface Potential variation for DMG and SMG MOSFETs Fig. 2 shows the plot of the variation of the surface potential profile as a function of position along the channel from the source side to the drain side for DMSG and SMSG MOSFETs as obtained from modeled expression and TCAD simulation. As the gate of the DMSG materials is made up of two metals with different work function, a potential step change near the junction of the two metals is observed. This step change in the potential profile indicated in Fig. 2 is responsible for an increased carrier velocity and hence in increased carrier transport efficiency causing an increase in the Drain current I DS . Fig. 3 shows the plot of the variation of surface position as a function of the position along the channel for different values of radius R ¼ 10 nm and 20 nm. From Fig. 2 , it is observed that as radius R decreases, the minimum value of surface potential (f S,min ) decreases, and shifted towards the source side, thus indicating higher band-bending, higher gate-controllability, resulting in decreased effect of drain-induced barrier lowering (DIBL) and decrease of V Th roll-off. Thus, it may be concluded that a reduction in channel radius causes in decrease of SCEs. position along the channel from the source side to the drain side with the results obtained from modeled expression and numerical TCAD simulation. Fig. 4 reveals that a step change in the potential, profile causes a step change in the Electric Field profile located at the junction of the two metals. The increase in the Electric Field near the junction of the two-metals, leads to an increase in the carrier transport efficiency. Moreover, from Fig. 4 , a reduction of the Electric Field near the drain end for DMSG MOSFET is evident. In contrast, for SMSG MOSFET, an increased value of Electric Field as compared to DMSG MOSFET is also evident. A high Electric Field near the drain side may results in the formation of highly energetic and accelerated "hot-carrier", which under the influence of transverse Electric Field may tunnel into the oxide, gets trapped into the oxide region and damage the interface, thus causing concerns about device reliability. The reduction in the drain side Electric Field indicates a reduction in the deleterious Hot-Carrier Effects (HCEs). From Fig. 5 , it is evident that DMSG MOSFET provides higher efficacy to V Th roll-off as compared to SMSG MOSFETs. The distributed profile of the Electric Field along the channel for gate-engineered MOSFETs causes a screening of the drain potential variation to the source side of the channel, which leads to a reduction in source-channel side barrier modulation, thus leading to a reduction in Drain Induced barrier Lowering (DIBL), and in turn a reduction in V Th roll-off is achieved for DMSG MOSFETs. Fig. 6 plots the threshold voltage (V Th ) variation as a function of channel radius R for DMSG and SMSG MOSFETs. From Fig. 6 , it is evident that DMSG MOSFET provides higher efficacy to V Th roll-off as compared to SMSG MOSFETs for increase in channel radius with a fixed channel length. Fig. 6 reveals that as the Si channel thickness increases for both SMSG and DMSG devices, the gate loses its control over the channel carriers while the drain gains more control on the same leading to decrease in the threshold voltage. Therefore, in order to achieve a small reduction of threshold voltage with gatelength downscaling, the Si channel thickness needs to be optimized to a small value.
D. Subthreshold Current variation for DMG and SMG MOSFETs Fig. 7 shows the comparison between modeled expression and TCAD simulation of the variation of subthreshold Drain current (I DS ) as a function of the V GS for DMSG and SMSG MOSFETs. Fig. 7 indicates that DMSG provides higher I DS as compared to SMSG devices, owing to its higher carrier transport efficiency attributed by the increase in the average Electric Field produced by the gate-material engineering. The peak in the electric field profile leads to a rapid acceleration to the carriers at the interface of metals, resulting in enhanced carrier transport efficiency to supply more and more carriers to reach the drain terminal. However, it is worth mentioning that an increase in the subthreshold drain current causes an increase in the subthershold leakage current and a decrease in the subthershold swing, which needs to be minimized for ultra low power device applications. From Figs. 8 and 9, it is evident that DMDG MOSFET show better performance than SMDG devices with respect to DIBL, which is defined as
D. DIBL variation for DMG and SMG MOSFETs
Where V Th1 and V Th2 are threshold voltages extracted at drain bias Fig. 8 shows the variation of DIBL as a function of channel length. Fig. 8 shows that DMSG device outperforms SMDG device due to the higher gate-controllability, increased screening of the threshold voltage defining region (Region under M 1 near the source) from the variation of the drain bias caused by the step pattern in the potential profile. On the other hand, Fig. 9 shows that DMDG shows better performance than SMDG for the variation of DIBL as a function of radius R. From Figs. 6 and 3 it is evident that that thicker Si film exhibits higher VTh rolloff with a reduced gate-controllability indicating a reduced SCEs, thus justifying higher DIBL for increase in radius R (Fig. 9 ).
Conclusion
For the first time, this paper reports a comprehensive comparative study of the effect of the gate engineering on the shortchannel effect performances between a DMSG MOSFET and an SMSG MOSFET of same dimension. Physics based analytical model of the surface potential, Electric Field, threshold voltage and drain current has been developed to find the influence of gate engineering on the SCEs. It has been demonstrated that DMSG MOSFET provides a better immunity to SCEs as compared to SMSG MOSFET. In order to validate and verify our model, the modeled expressions have been compared with the simulated results obtained from the 2-D device simulator ATLAS. A nice agreement is achieved with a reasonable accuracy over a wide range of device parameter and bias condition. This work provides an intensive and guide for further research and experimental investigation of the critical aspects of the gate-engineered surrounding gate MOSFET. 
